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high performance is needed (e.g. high bandwidth), and
reduce the effective bandwidth by shutting down multiple
paths when low performance is required. The improved
KD1Ss can adjust the baseband filtering for lower band-
width, and can provide large savings in power consumption
while maintaining the communication link, which is a great
advantage in space communications. The improved KD1Ss
herein provides a receiver that adjusts to accommodate a
higher rate when a packet is received at a low bandwidth,
and at a initial lower rate, power is saved by turning off paths
in the KDIS Analog to Digital Converter, and where when
a higher rate is required, multiple paths are enabled in the
KDIS to accommodate the higher band widths.
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Figure 5 The K-Delta-I -Sigma modulator topology
(Courtesy of Saxena)
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FIGURE 7
Improved
KD1S
Clock generator with input
word to specify number of
paths (M) to be disabled
Analog paths are
adjusted for the
disabled paths (M) and
the summing circuit for
all paths
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Improved
KDIS
1
Clock generator with input.
word to specify number of
paths (M) to be disabled
Analog paths are
adjusted for the
disabled paths (M) and
the summing circuit for
all paths
FIGURE 4
Improved
KDIS
1
Clock generator with input
word to specify number of
paths (M) to be disabled
Analog paths are
adjusted for the
disabled paths (M) and
the summing circuit for
all paths
Improved
KDIS
1
Clock generator with input
word to specify number of
paths (M) to be disabled
Analog paths are
adjusted for the
disabled paths (M) and
the summing circuit for
all paths
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FIGURE 9
(a)
few paths (M) are disabled
BASEBAND FILTER IS
INCREASED
(b)
many paths (M) are
disabled
BASEBAND FILTER IS
REDUCED
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METHODS AND DEVICES FOR MODIFYING
ACTIVE PATHS IN A K-DELTA-I-SIGMA
MODULATOR
FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT
This invention was made with government support under
NASA contract number NNXIICEOIP. The U.S. govern-
ment has certain rights in the invention.
CROSS REFERENCE TO RELATED
APPLICATIONS
This application claims the benefit of the provisional
application entitled Delta Sigma Modulator and Method
filed Jun. 23, 2014 having U.S. Ser. No. 62/015,619, the
contents of which are incorporated herein in their entirety.
JOINT RESEARCH AGREEMENT
Not applicable
SEQUENCE LISTING
Not applicable
FIELD OF THE INVENTION
The present invention relates to the field of mixed-signal
analog and digital design, and in particular to topologies for
analog-to-digital conversion and to delta-sigma modulators,
also referred to as sigma-delta modulators, using poly-phase
sampling sometimes called N-path sampling or time-inter-
leaved sampling.
BACKGROUND
Analog-to-digital converters, or ADCs, convert real world
signals such as audio and video to digital signals where they
can be processed by digital processors, Speed, power con-
sumption, cost and noise are all considerations in the design
of analog-to-digital converters.
Delta-sigma (AE; or sigma-delta, EA) modulation is a
digital signal processing, or DSP, method for encoding
analog signals into digital signals as found in an ADC. It is
also used to transfer higher-resolution digital signals into
lower-resolution digital signals as part of the process to
convert digital signals into analog.
According to Kester, Delta modulation was first invented
at ITT laboratories in France in 1946 by E. M. Deloraine, S.
Van Mierlo, and B. Derjavitch. C. C. Cutler of Bell Tele-
phone Labs filed a patent on differential pulse code modu-
lation (PCM) in 1950.
In a conventional ADC, an analog signal is integrated, or
sampled, with a sampling frequency and subsequently quan-
tized in a multi-level quantizer into a digital signal. This
process introduces quantization error noise. Delta modula-
tion and differential PCM was directed to achieving higher
transmission efficiency by transmitting only the changes, the
delta, in value between consecutive samples.
The first step in a delta-sigma modulation is delta modu-
lation. In delta modulation the change in the signal (its delta)
is encoded, rather than the absolute value. The result is a
stream of pulses, as opposed to a stream of numbers as is the
case with PCM. In delta-sigma modulation, the accuracy of
the modulation is improved by passing the digital output
2
through a 1-bit DAC and adding (sigma) the resulting analog
signal to the input signal, thereby reducing the error intro-
duced by the delta-modulation.
In 1962, Inose, Yasuda, and Murakami used solid state
5 circuits and elaborated on the single-bit oversampling noise-
shaping architecture proposed by Cutler in 1954. All the
work described thus far was related to transmitting an
oversampled digitized signal directly rather than the imple-
mentation of a Nyquist analog to digital converter (ADC). In
10 1969 D. J. Goodman at Bell Labs described a true Nyquist
Sigma-Delta (2: -A)ADC with a digital filter and a decimator
following the modulator. In 1974 J. C. Candy, also of Bell
Labs, described a multibit oversampling E-A ADC with
15 noise shaping, digital filtering, and decimation to achieve a
high resolution Nyquist ADC. The IC E-A ADC offers
several advantages over the other architectures, especially
for high resolution, low frequency applications. First and
foremost, the single-bit E-A ADC is inherently monotonic
20 and requires no laser trimming. The E-A ADC also lends
itself to low cost foundry CMOS processes because of the
digitally intensive nature of the architecture.
Modern CMOS E-A ADCs (and DACs, for that matter)
are the converters of choice for voiceband and audio appli-
25 cations. The highly digital architectures lend themselves
nicely to fine-line CMOS. In addition, high resolution (up to
24 bits) low frequency E-A ADCs have virtually replaced the
older integrating converters in precision industrial measure-
ment applications. Accordingly, this technique has found
30 increasing use in modern electronic components such as
converters, frequency synthesizers, switched-mode power
supplies and motor controllers, primarily because of its cost
efficiency and reduced circuit complexity.[1]
Although there have been additional improvements in the
35 field of E-A ADCs, there is still a need for improved E-A
ADC technology, especially K-Delta-1-Sigma Modulators
(KG1 Ss) that achieve multi GHz sampling rates with 90 nm
and 45 nm CMOS processes, and that provide the capability
to balance performance with power in many applications.
40 Additionally, there is a need for KD1Ss that activate all
paths when high performance is needed (e.g. high band-
width), and that reduce the effective bandwidth by shutting
down multiple paths when low performance is required.
Further, the remains a need for KDI Ss that can adjust the
45 baseband filtering for lower bandwidth.
And further still, there is a need for KD1Ss that can
provide large savings in power consumption while main-
taining the communication link, which is a great advantage
in space communications.
50 Additionally, there is a need for KD IS s where the receiver
adjusts to accommodate a higher rate when a packet is
received at a low bandwidth, where at a initial lower rate,
power is saved by turning off paths in the KDI S Analog to
Digital Converter, and where when a higher rate is required,
55 multiple paths are enabled in the KDl S to accommodate the
higher band widths.
SUMMARY
60 Provided herein is an improved K-Delta-1-Sigma (KDI S)
Modulator Switched Capacitor Delta Sigma Modulator pro-
viding multiple feedback paths, comprising a KD1S modu-
lator, one or more offset clocks, a clock generator, analog
circuitry, a baseband filter, a main path switched capacitor
65 filter, and one or more output latches for one or more analog
paths, wherein each path samples the data with the one or
more offset clocks such that the equivalent sampling rate of
US 9,685,976 B2
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the Delta Sigma Modulator is the number of paths multiplied
by the base sampling rate of each path.
In one preferred embodiment, there is provided an
improved KDIS Modulator wherein the one or more offset
clocks are non-overlapping.
In another preferred embodiment, there is provided an
improved KDIS Modulator where the Delta Sigma Modu-
lator comprises a delta block of switched capacitors sequen-
tially subtracting a plurality of N feedback paths in the
KD I S modulator, N being an integer greater than 2, from the
analog input to produce an analog output; wherein the
effective sampling rate is Fs=N*Fs_base, wherein Fs—base is
the base sampling rate.
In another preferred embodiment, there is provided an
improved KD1S Modulator wherein N=8 and the base
sampling rate is 5 GHz.
In another preferred embodiment, there is provided an
improved KDI S Modulator wherein the clock generator has
an input word that specifies a number of paths (M) to be
disabled, and wherein the analog paths are adjusted for the
disabled paths and the summing circuit for all paths.
In another preferred embodiment, there is provided an
improved KDIS Modulator wherein the device is radiation
hardened.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, in a component of a space communication
device, wherein (a) a packet is received at a low bandwidth
and (b) a receiver is adjusted to accommodate a higher rate.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, wherein one or more paths in a KD1S
Analog to Digital Converter are disabled.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, wherein the sampled signals into the main
path switched capacitor filter are automatically adjusted so
that the disabled paths do not cause an offset or interference
with the enabled paths.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, wherein the adjustment comprises the
reset of the output latches for the disabled paths to ensure
that no change occurs in the operating point of the output.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, wherein, based on the number of paths
disabled, the bandwidth of the baseband filter is reduced to
maintain a high effective number of bits.
In another preferred embodiment, there is provided a
method of saving power, utilizing the improved KD1S
Modulator herein, utilized in a space communication appli-
cation.
BRIEF DESCRIPTION OF THE FIGURES
FIGS. 1A and 1B show block diagrams of a first order and
second order Delta Sigma Modulator.
FIG. 2 shows a single ended switched capacitor imple-
mentation of a 1 st order Delta Sigma Modulator.
FIG. 3 shows a graph plotting decibels against Frequency
for a Switched Capacitor 1st Order DSM Spectrum (fre-
quency in samples, max fs/2).
FIG. 4 shows Delta Sigma Modulation Architectures that
achieve a high oversampling ratio using time-interleaved
ADCs.
4
FIG. 5 shows a Switched Capacitor 8 Path KDIS Modu-
lator.
FIG. 6 shows a fully differential CMOS implementation
of a second-order switched capacitor Delta Sigma Modula-
5 tor.
FIG. 7 shows a diagram of one exemplary embodiment of
an improved KDI S modulator having a clock generator that
provides an input word to specify the number of paths to be
disabled.
10 FIG. 8 shows a diagram of an example of a radiation
hardened improved KD1S modulator. The topology can
include [n+l] modulators where n>l.
FIG. 9 shows a diagram wherein the baseband filter is
modified (increased or reduced) depending on the number of
15 paths that are disabled.
DETAILED DESCRIPTION OF THE
INVENTION
20 In the following description, reference is made to the
accompanying drawings that form a part thereof, and in
which is shown by way of illustration specific exemplary
embodiments in which the invention may be practiced.
These embodiments are described in sufficient detail to
25 enable those skilled in the art to practice the invention, and
it is to be understood that modification to the various
disclosed embodiments may be made and other embodi-
ments may be utilized, without departing from the spirit and
scope of the present invention. The following detailed
so description is therefore, not to be taken in a limiting sense.
Both analog-to-digital converters (ADCs) and digital-to-
analog converters (DACs) can employ delta-sigma modu-
lation. A delta-sigma ADC first encodes an analog signal
using high-frequency delta-sigma modulation, and then
35 applies a digital filter to form a higher-resolution but lower
sample-frequency digital output. On the other hand, a delta-
sigma DAC encodes a high-resolution digital input signal
into a lower-resolution but higher sample-frequency signal
that is mapped to voltages, and then smoothed with an
4o analog filter. In both cases, the temporary use of a lower-
resolution signal simplifies circuit design and improves
efficiency.
The coarsely-quantized output of a delta-sigma modulator
is occasionally used directly in signal processing or as a
45 representation for signal storage. For example, the Super
Audio CD (SACD) stores the output of a delta-sigma
modulator directly on a disk.
An analog signal is converted into a stream of pulses
because it is very easy to regenerate pulses at the receiver
50 into the ideal form transmitted. The only part of the trans-
mitted waveform required at the receiver is the time at which
the pulse occurred. Given the timing information the trans-
mitted waveform can be reconstructed electronically with
great precision. In contrast, without conversion to a pulse
55 stream but simply transmitting the analog signal directly, all
noise in the system is added to the analog signal, reducing
its quality.
Each pulse is made up of a step up followed after a short
interval by a step down. It is possible, even in the presence
60 of electronic noise, to recover the timing of these steps and
from that regenerate the transmitted pulse stream almost
noiselessly. Then the accuracy of the transmission process
reduces to the accuracy with which the transmitted pulse
stream represents the input waveform.
65 Delta-sigma modulation is used because it converts the
analog voltage into a pulse frequency and is alternatively
known as Pulse Density modulation or Pulse Frequency
US 9,685,976 B2
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modulation. In general, frequency may vary smoothly in
infinitesimal steps, as may voltage, and both may serve as an
analog of an infinitesimally varying physical variable such
as acoustic pressure, light intensity, etc. The substitution of
frequency for voltage is thus entirely natural and carries in
its train the transmission advantages of a pulse stream. The
different names for the modulation method are the result of
pulse frequency modulation by different electronic imple-
mentations, which all produce similar transmitted wave-
forms.
The delta-sigma analog to digital conversion is used
because the ADC converts the mean of an analog voltage
into the mean of an analog pulse frequency and counts the
pulses in a known interval so that the pulse count divided by
the interval gives an accurate digital representation of the
mean analog voltage during the interval. This interval can be
chosen to give any desired resolution or accuracy. The
method is cheaply produced by modern methods; and it is
widely used.
High speed communications and complex systems are
some of the benefits of the continued increase in transistor
speeds that are available. However, increasing speed can
result in decreased gain and increased transistor leakage.
K-Delta-1 -Sigma (KDI S) modulation improves upon tra-
ditional Delta-Sigma modulation by employing inherent
time-interleaving with a shared op-amp and K-quantizing
paths. KDI S achieves significantly higher conversion band-
widths that traditional Delta-Sigma AD converters.
The K-Delta-1-Sigma topology employs averaging and
parallelism. This results in both higher bandwidth and
improved signal-to-noise ratio (SNR). This feature and its
advantages distinguished the K-Delta-1-Sigma modulator
from simple parallel converter arrangements. The K-Delta-
1-Sigma Modulator has a number of interconnected blocks.
In one aspect a delta block subtracts K feedback paths from
the input signal. The designation "K" in this disclosure is a
number of two or greater. For example, if K equals four, the
delta block subtracts four feedback paths from the input
signal. The output of the delta block is an analog signal
called the analog output. Another block called the sigma
block receives the analog output from the delta block and
filters it in some way. Many types of filters are possible
including single and multi-pole filters implemented as low
pass, band pass, and high pass. An integrator can also be one
of the sigma block types. In the K-Delta-1-Sigma Modula-
tor, there is a single sigma block, hence the designation
K-Delta-l-Sigma.
The output of the sigma block is called the filtered output.
The filtered output is the time interleaved average of the
input to the sigma block. The filtered output is received by
K quantizers. A quantizer is a device that receives an analog
input and produces a digital output. The digital output from
each quantizer can be a single bit representing a one or zero.
The digital output from each quantizer can also be a number
of bits, depending upon the quantizer type. As a result, the
K quantizers produce K digital outputs. Each of the K digital
outputs feeds into a corresponding one of K digital-to-
analog converters. The output of each of the K digital-to-
analog converters is a feedback path introduced earlier. In
total there are K feedback paths.
The K quantizers are clocked by individual phases of a
main clock frequency fs. While each phase is the same
frequency of the main clock, the active portion of each phase
does not coincide with the active portions of the other
phases, but rather they are shifted from adjacent phases by
1/(K*fs). The effective sampling rate of the topology is
therefore K times fs. The result is a sampling rate of K times
6
I's while all clocks are limited in frequency to fs. This
reduces the design and manufacturing constraints on mixed-
signal designs such as analog-to-digital converters (ADCs).
Further processing is available for the K digital outputs
5 from the K quantizers. Such processing can be decimation,
summation, scaling, truncation or digital filtering. Some
embodiments may employ a digital multiplexer which
sequentially switches the outputs of the K quantizers onto a
single digital output. This embodiment provides a temporal
l0 
sequence of ones and zeros that reflect the value of the
analog input.
Some aspects of the topology allow the analog sections of
the topology to operate at fs while the digital sections
15 operate at higher speeds such as K times fs. This is advan-
tageous because it is typically easier to design high speed
digital systems than it is to design accurate, high speed
analog systems. Additionally, lower clock speeds allow the
use of larger, slower and less expensive semiconductor
20 processes.
In one aspect the delta block is implemented by a switch
capacitor network. The various phases of the clock alter-
nately charge K capacitors to the value of a corresponding
feedback path and then switch them to subtract that value
25 from the input signal.
In some aspects a gain block or amplifier is interposed
between the output of the sigma block and the inputs of the
K quantizers. The amplifier or gain stage can provide
voltage gain, current gain or both. Depending upon the
30 signal paths employed in the K-Delta-1-Sigma Modulator,
the amplifier or gain stage can be single ended or differen-
tial. This additional gain improves the topology's tolerance
to offsets, response time and component variations. The
amplifier or gain stage acts as a quantizer pre-amplifier.
35 Since the speed of the quantizers can be a factor in the
performance of the K-Delta-1-Sigma Modulator, the ampli-
fier may improve performance in some applications.
In some aspects, delays are added to various clock phases
to improve the overall operation and stability of the K-Delta-
40 1-Sigma Modulator.
Appropriate delays, inserted in various phases of the
clock, compensate for the speed of various K-Delta-1-Sigma
Modulator components. Delays are useful for example when
improving the operation of clocked quantizers or switch
45 capacitor networks.
In other aspects, multiple K-Delta-1-Sigma stages can be
cascaded for improved performance. Advantages include
higher sampling rates and the ability to further randomize
noise and avoid tones in the output spectrum. In addition to
50 cascaded configurations, parallel configurations are also
possible.
Analog to Digital Converters (ADCs) form the interface
between the analog and digital domains in a communication
system. The improved KDIS of the present invention finds
55 utility in these applications. One preferred example of these
interfaces include the Receiving and Transmitting path of an
RE chain (1 MHz -25 MHz). Another preferred embodiment
is the front-end for 10 Gb/s serial/optical links. Another
preferred example is the use for Audio (44.1 kHz, 24 bits).
6o Additionally, as industry standards and applications
evolved, preferred embodiments are found in ultra wide
band communications (UWB), Multiband WLAN, Soft-
ware/Cognitive Radio (-1-10 GHz), as well as PAM signal-
ing and equalization on serial/optical links (to 120 Gb/s).
65 The use of CMOS scaling enables higher sampling speed but
at the cost of component mismatches and reduced gain
(non-linearity).
US 9,685,976 B2
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Referring now to the Figures, a block diagram of a first
order and second order Delta Sigma Modulator are shown in
FIGS. 1A and 1B. Basically a Delta Sigma Modulator,
attempts to force a digital representation at the output of the
1-bit quantizer, sampled at the rate fs, to "represent" the
analog signal. Consider that a DC (or very low frequencies)
the gain of the integrator is infinite or very large decreasing
as the signal frequency increases. At the very large gains the
quantization noise of the 1-bit quantizer are suppressed but
increase as the gain decrease. Essentially, the Delta Sigma
Modulator moves the quantization noise out of band to the
higher frequencies. By digitally filtering the high rate digital
stream, we can recover the analog signal in a digital format.
The effective number of bits (SNOB) is related to the
oversampling ratio and the order of the modulator. Non-
idealities in an actual analog implementation degrade the
SNR. The Signal to Noise Ratio (SNR) of the first order and
second order modulator are related to the ratio of the
sampling rate and signal bandwidth (the SNR has a complex
relationship with the signal level and type of signal, e.g.
sinusoidal or DC). Clearly, the second order modulator
achieves a much higher SNR compared to the first order
modulator. However, by going to a third order modulator, to
achieve a higher SNR, the designer will encounter stability
problems.
A single ended switched capacitor implementation of a 1 st
order Delta Sigma Modulator is shown in FIG. 2. The design
uses a 1.2v supply. Note the noise shaping of the Delta
Sigma Modulator.
In one embodiment, the invention achieves GHz Sam-
pling Rates with 90 nun CMOS. Currently, the very high
bandwidth in some recent Delta Sigma modulation circuits
are achieved with SiGe BiCMOS. However, we have been
able to harden 90 nm and 65 nm CMOS using RHBD
techniques and have taped out mixed signal circuits and
tested them in silicon. The devices have also been radiation
tested.
The terms 90 nm CMOS and 45 nm CMOS may refer to
the transistor gate length. In advanced CMOS technologies,
these numbers may refer to '/2 the contacted pitch of the
DRAM, which is also '/2 the pitch of the first level of
metallization. Pitch refers to the distance between adjacent
metal bit lines or polysilicon/flash poly. Thus, it may be
close to the printed gate length of the transistors, but not
necessarily identical. The International Technology Road-
map for Semiconductors (ITRC) Executive Summary, e.g.
2011, is referenced and incorporated herein in its entirety for
additional information. It is contemplated as within the
scope of the present invention to include exemplary 45 nun
CMOS process such as Intel's 45 nm process described in
the Intel Technology Journal Q2'08 (Vol. 12, Issue 2) and
that of American Semiconductor, Inc. of Boise, Id.
Since Delta Sigma Modulators require very high speed
digital filtering of the high rate pulses prior to decimation
and also require digital low pass filtering to recover the
digital samples, it lends itself very well to the downward
scaling of CMOS geometries where both higher speeds and
higher transistor densities are achieved.
Provided herein are DSMs that achieve multi GHz sam-
pling rates with 90 nm and 45 nm CMOS processes. To
overcome the fact that at these technology nodes fr is lower
than SiGe BiCMOS, we take advantage of Delta Sigma
Modulation Architectures that achieve a high oversampling
ratio using time-interleaved ADCs as shown in FIG. 4, and
Parallel Delta Sigma Architectures. In FIG. 4, each ADC is
sampled at 1/M the final sampling rate Is. Thus, even though
at the particular technology node, the individual ADC is
8
designed with a maximum sampling rate fs/M, the overall
rate is Is. Note that there are many tradeoffs and circuit
non-idealities that limit the performance of these architec-
tures. One preferred architecture to achieve multi-GHz sam-
5 pling rates is the K-Delta-I-Sigma Modulators [Saxena,
2010], [Baker, 2009]. In this design time interleaving is used
in a novel way such a shared integrator operating at the base
sampling rate. A Switched Capacitor 8 Path KD1S Modu-
lator is shown in FIG. 5.
10 In designing the Delta Sigma Modulators herein, we
achieve very high sampling rates using both fully differential
CMOS switched capacitor Delta Sigma Modulators [Brandt,
1991] shown in FIG. 6, and Continuous Time (CT) Delta
Sigma Modulators.
15 To obtain very high sampling rates in Delta Sigma Modu-
lators, parallel and interleaving architectures are required.
The K Delta 1 Sigma (KD1S) Switched Capacitor Delta
Sigma Modulator provides multiple paths where each path
samples the data with offset clocks such that the equivalent
20 sampling rate of the Delta Sigma Modulator is the number
of paths multiplied by the base sampling rate of each path.
By designating the number of paths in a KDI S modulator at
N, the effective sampling rate is Fs=N*Fs_base where
Fs—base is the base sampling rate. Therefore, to obtain a
25 sampling rate of 40 GHz to meet bandwidth and resolution
requirements, 8 Paths are used with a base sampling rate of
5 GHz. In this case N=8.An advantage of the KDIS modu-
lator is that N paths each running at 5 GHz sampling rate
reduce power versus running at 40 GHz (power is propor-
30 tional to clocking frequency). With these improvements, we
provide the capability to balance performance with power in
many applications. So when high performance is needed
(e.g. high bandwidth) all paths are activated. When low
performance is required, we reduce the effective bandwidth
35 by shutting down multiple paths. We also adjust the base-
band filtering for lower bandwidth. This results in a large
saving in power consumption. This scenario is frequently
encountered in digital communication where a lower band-
width is used for beacons and once a rate is negotiated, the
4o higher performance higher bandwidth rates are activated by
enabling the extra paths.
In space communication applications, saving power con-
sumption while maintaining the communication link is a
great advantage. When a packet is received at a low band-
45 width, the receiver adjusts to accommodate a higher rate. At
the initial lower rate, we save power by turning off paths in
a KDI S Analog to Digital Converter. When a higher rate is
required, multiple paths are enabled in the KDI S to accom-
modate the higher band widths. Over time, a substantial
5o amount of energy is saved. For example, at the very high rate
the ADC alone may consume 4 Watts. In low bandwidth
initial mode (waiting for a beacon or just a packet at the low
rate), the power can be reduced to less than a 100 mW. This
is especially true on the receive side where it is always
55 active.
Also provided in a preferred aspect is the capability to
increase or decrease the number of active paths in a K Delta
1 Sigma Modulator based on the bandwidth or resolution
required. Power consumption can thereby be traded off
6o against bandwidth (hence, data rate) or resolution.
B: To reduce the number of paths in a multi-path KD1S
modulator, the phases of the clock generator that was
originally designed for N paths have to adjusted for M<N
paths. Therefore, the complexity of the clock generation
65 circuit including adjustable delays and pulse widths are
added to the design. This complexity, however, does not add
a power penalty. Eliminating a path which is clocked at the
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base sampling frequency, fs_base, has a substantial impact
on power reduction. Furthermore, for each path that is
disabled, besided the adjustments on the enable path clocks,
the sampled signals into the main path switched capacitor
filter must be set such that the common mode voltage,
equivalent to a zero non-interfering signal must be rede-
signed so that the disabled path does not cause an offset or
interference with the enabled paths. The output latches for
the disabled paths must be reset so that the, for example high
speed Wallace tree, does not change the operating point of
the 3 bit output. When M paths where M<N are disabled, the
effective sampling rate is reduced. This results in a degra-
dation in the effective number of bits after decimation and
baseband filtering. In some applications this is not an issue
as the lower rate mode can tolerate a lower SNR. However,
in sensor applications, we tradeoff power for bandwidth but
need to maintain the accuracy of the conversion. In this case,
based on the number of paths disabled, the bandwidth of the
baseband filter is reduced to maintain a high effective
number of bits.
C: In this innovation, the clock generator with the added
complexity has an input word that specifies M the number of
paths to be disabled. Based on the input word M the analog
paths is adjusted for the disabled paths as well as the
summing circuit for all paths. This invention herein provides
the capability to increase or decrease the number of active
paths in a K Delta 1 Sigma Modulator based on the band-
width or resolution required for a sensor or communication
application. The enabling or disabling of paths requires a
rework and adjustment of the non-overlapping multiple
clocks used in the KDIS modulator. The phase and widths
are adjusted. Also analog circuitry is added to null out the
path even though the clocks have been shut down for the
path. The summing node is adjusted to null out disabled
paths. Finally, the baseband filter is adjusted for a narrower
bandwidth to account for the reduced rate in order to
maintain resolution or accept the reduction of effective bits
for a fixed bandwidth. Accordingly, with these changes to
the architecture of a KD IS modulator, one of the advantages
is that of a longer battery life over extended periods where
the receiver is waiting for a packet or a high rate link to be
established.
FIG. 7 shows a diagram of one exemplary embodiment of
an improved KDIS modulator having a clock generator that
provides an input word to specify the number of paths to be
disabled, resulting in the adjustment of the analog paths and
the summing circuit for all paths.
FIG. 8 shows a diagram of an example of a radiation
hardened improved KDI S modulator. FIG. 8 shows how the
topology is repeated within the circuit, and which may be
physically separated such that no single event upset or a
single impact of a multi-event upset, is able to knock out all
of the "n" KDI S modulators in one event. The topology can
include [n+l] modulators where n>l.
FIG. 9 shows a diagram wherein the baseband filter is
modified (increased or reduced) depending on the number of
paths that are disabled. This energy saving adaptation is
critical in, e.g. space applications.
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Although this invention has been described in terms of
60 certain embodiments, other embodiments that are apparent
to those of ordinary skill in the art, including embodiments
that do not provide all of the features and advantages set
forth herein, are also within the scope of this invention.
Rather, the scope of the present invention is defined only by
65 reference to the appended claims and equivalents thereof.
Although the present embodiments have been described
with reference to specific example embodiments, it will be
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evident that various modifications and changes may be made
to these embodiments without departing from the broader
spirit and scope of the various embodiments. For example,
the various devices, modules, analyzers, generators, etc.
described herein may be enabled and operated using hard-
ware circuitry (e.g., CMOS based logic circuitry), firmware,
software and/or any combination of hardware, firmware,
and/or software (e.g., embodied in a machine readable
medium). For example, the various electrical structure and
methods may be embodied using transistors, logic gates, and
electrical circuits (e.g., application specific integrated ASIC
circuitry).
In addition, it will be appreciated that the various opera-
tions, processes, and methods disclosed herein may be
embodied in a machine-readable medium and/or a machine
accessible medium compatible with a data processing sys-
tem (e.g., a computer system), and may be performed in any
order. Accordingly, the specification and drawings are to be
regarded in an illustrative rather than a restrictive sense.
I claim:
1. A K-Delta-I-Sigma (KDIS) Modulator Switched
Capacitor Delta Sigma Modulator providing multiple feed-
back paths, comprising a KDIS modulator, one or more
offset clocks, a clock generator, analog circuitry, a baseband
filter, a main path switched capacitor filter, and one or more
output latches for one or more analog paths, wherein each
path samples the data with the one or more offset clocks such
that the equivalent sampling rate of the Delta Sigma Modu-
lator is the number of paths multiplied by the base sampling
rate of each path,
wherein the clock generator has an input word that
specifies a number of paths (M) to be disabled, and
wherein the analog paths are adjusted for the disabled
paths and the summing circuit for all paths.
14
2. The Delta Sigma Modulator of claim 1, wherein the one
or more offset clocks are non-overlapping.
3. The Delta Sigma Modulator of claim 2, wherein N=8
and the base sampling rate is 5 GHz.
5 4. The Delta Sigma Modulator of claim 1, such Delta
Sigma Modulator comprising a delta block of switched
capacitors sequentially subtracting a plurality of N feedback
paths in the KDIS modulator, N being an integer greater
than 2, from the analog input to produce an analog output;
10 wherein the effective sampling rate is Fs=N*Fs_base,
wherein Fs—base is the base sampling rate.
5. The Delta Sigma Modulator of claim 1, further com-
prising wherein the device is radiation hardened.
6. A method of saving power, utilizing the Delta Sigma
15 Modulator of claim 1, is a component of a space commu-
nication device, wherein (a) a packet is received at a low
bandwidth and (b) a receiver is adjusted to accommodate a
higher rate.
7. The method claim 6, wherein one or more paths in a
20 KDIS Analog to Digital Converter are disabled.
8. The method of claim 7, wherein the sampled signals
into the main path switched capacitor filter are automatically
adjusted so that the disabled paths do not cause an offset or
interference with the enabled paths.
25 9. The method of claim 7, wherein the adjustment com-
prises the reset of the output latches for the disabled paths to
ensure that no change occurs in the operating point of the
output.
10. The method of claim 6, wherein, based on the number
30 of paths disabled, the bandwidth of the baseband filter is
reduced to maintain a high effective number of bits.
11. The method of claim 6, utilized in a space commu-
nication application.
